



B  
93

Docket No.: 32014-141666  
(PATENT)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of:  
Sakaino et al.

Batch No.:

Application No.: 09/229,628

Allowed: July 27, 2004

Filed: January 13, 1999

Art Unit: N/A

For: SEMICONDUCTOR INTEGRATED CIRCUIT

Examiner: Not Yet Assigned

**SUBMISSION OF FORMAL DRAWINGS**

MS PGPUB Drawings  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Submitted herewith is one set (six sheets, six figures) of formal drawings for filing in the above-identified Patent application. Kindly substitute the enclosed formal drawings for the informal drawings submitted with the originally filed application.

Dated: September 29, 2004

Respectfully submitted,

By   
Jeffri A. Kaminski

Registration No.: 42,709

VENABLE LLP

P.O. Box 34385

Washington, DC 20043-9998

(202) 344-4000

(202) 344-8300 (Fax)

Attorney/Agent For Applicant